

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C., 20201 www.osple.gov

The state of the s				
		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
APPLICATION NO.	FILING DATE		4425-154	9082
09/888 494	06/26/2001	Han-Chao Lai		

7590

09/888,494

07/09-2002

Benjamin J. Hauptman LOWE HAUPTMAN GILMAN & BERNER, LLP Suite 310 1700 Diagonal Road Alexandria, VA 22314

EXAMINER PHAM, LONG

PAPER NUMBER ART UNIT 2823

DATE MAILED: 07/09/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	09/888,494	LAI ET AL.	
Office Action Summary	Examiner	Art Unit	
	Lana Dham	2823	
The MAILING DATE of this communica	tion appears on the cover shee	t with the correspondence ad	dress
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNICATION OF THIS COMMUNICATION OF THIS COMMUNICATION OF THIS COMMUNICATION OF THE SIX (6) MONTHS from the mailing date of this communication of the period for reply specified above is less than thirty (30) of the period for reply is specified above, the maximum statuth of the period for reply within the set or extended period for reply will any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	37 CFR 1.136(a). In no event, however, mail lication. days, a reply within the statutory minimum of lory period will apply and will expire SIX (6)	of thirty (30) days will be considered time MONTHS from the mailing date of this of	ly. communication
tatus 1) Responsive to communication(s) filed	d on		
	This action is non-final.		
2a) This action is the term	event for forma	matters, prosecution as to	the merits is
3) Since this application is in condition for closed in accordance with the practice	ce under <i>Ex parte Quayle</i> , 193	5 C.D. 11, 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) 1-18 is/are pending in the a	pplication.	า	
4a) Of the above claim(s) is/are	e withdrawn from consideration		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-18</u> is/are rejected.			
7) Claim(s) is/are objected to.	u la stiam requiremen	nt	
8) Claim(s) are subject to restrict	tion and/or election requirement	π.	
Application Papers	Evaminer		
9) The specification is objected to by the 10) The drawing(s) filed on is/are:	e Examiner:	to by the Examiner.	
10) The drawing(s) filed on is/are. Applicant may not request that any obj	action to the (ifamilia(s) be now "	·	a).
Applicant may not request that any obj	d on is: a) approved	b) disapproved by the Exar	niner.
11) The proposed drawing correction filed			
If approved, corrected drawings are re	by the Examiner.		
12) The oath or declaration is objected to	by the Line		
Priority under 35 U.S.C. §§ 119 and 120 13) Acknowledgment is made of a claim	for foreign priority under 35 U	J.S.C. § 119(a)-(d) or (f).	
13) Acknowledgment is made of a claim	1101 foreign priority		
a) ☐ All b) ☐ Some * c) ☐ None of:	documents have heen receiv	ed.	
1. Certified copies of the priority 2. Certified copies of the priority	documents have been receiv	ed in Application No	
2. Certified copies of the priority 3. Copies of the certified copies	of the priority documents hav	e been received in this Natio	onal Stage
application from the inter	Trational State of the certified COD	ies not received.	
—	for domestic priority under 33	0.3.0. 3 110(0) (12 2)	юпат аррпсацоп)
a) The translation of the foreign late 15) Acknowledgment is made of a claim			
Attachment(s)		Interview Summary (PTO-413) Pag	er No(s)
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review 3) Information Disclosure Statement(s) (PTO-1449)	(PTO-948) 5)	Interview Summary (PTO-415) Pap Notice of Informal Patent Application	on (P10-132)
U.S. Detect and Trademark Office	Office Action Summary		Part of Paper No. 2

Application/Control Number: 09/888,494 Page 2

Art Unit: 2823

DETAILED ACTION

The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 1-18 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 1, line 16, and claim 9, line 17, it is unclear how the silicide is formed by annealing if the metal layer is removed.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gardner et al. (US006130454A) and Hsu et al. (US006221767B1).

Gardner teaches a method of forming a MOSFET, said method comprises (see figures 1-2, 3a-3b, 4-8, 9a-9b, 10a-10b, and 11-12 and col. 1, line 5 to col. 9, line 30):

providing a wafer, wherein said wafer comprises a substrate 10;

forming a trench 20 in said substrate;

forming a gate 40 on a bottom of said trench;

forming a spacer 46 on both sides of said gate and filling of said trench;

Page 3

Application/Control Number: 09/888,494

Art Unit: 2823

implanting an ion into said substrate which is on both sides of said spacer; proceeding a first thermal process to form a source/drain region 50 and a source/drain extended region 48 in said substrate;

forming a metal layer on said gate, said spacer, and said source/drain region (see figure 12 and 8, lines 59-67);

proceeding a second thermal process to form a silicide layer on said gate and said source/drain region.

Gardner teaches that the activation of source/drain implanted ions is done by heating, but fails to teach the activation of source/drain implanted ions is done by rapid heating as recited in present claim 1.

However, it is well-known to one skilled in the art that rapid heating has been used in activating ion implanted region because rapid heating reduces the unwanted heat exposure to the device.

Gardner fails to explicitly teach the removal of unreacted metal after the silicidation process as recited in present claim 1.

Hsu teaches that the unreacted metal that is formed during the silicidation process is removed. See col. 3, lines 24-37.

It would have been obvious to *one of <u>ordinary skill</u> in the art of making* semiconductor devices to incorporate Hsu's above teaching into Gardner's method because in doing so a silicide layer having low resistance can be obtained. See col. 3, lines 24-37.

With respect to claim 2, Gardner teaches the gate comprises of a gate oxide layer 36. See figure 6.

With respect to claims 4 and 5, Gardner teaches that the ion is of n or p. See co. 8, lines 20-30.

With respect to claims 6 and 7, Gardner teaches that the metal layer is made of titanium or cobalt. See col. 8, lines 60-65.

Application/Control Number: 09/888,494 Page 4

Art Unit: 2823

Gardner fails to teach that platinum is used in forming the silicide as recited in present claim 8.

However, it is well-known to one skilled in the art that platinum is used as metal in forming silicide.

Gardner fails to teach that the depth of the trench is about 50 to 80 percent of a thickness of the gate as recited in present claim 3.

However, it would have been obvious to *one of ordinary skill in the art of making semiconductor devices* to determine the workable or optimal range for the depth of the trench relative to the thickness of the gate through routine experimentation and optimization to obtain optimal or desired device performance because the depth of the trench is a result-effective variable and there is no evidence indicating that the depth of the trench is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

5. Claims 9, 10, 11, 12, 13, 14, 15, 16, 17, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gardner et al. (US006130454A) and Hsu et al. (US006221767B1) and Brigham et al. ('413).

Gardner teaches a method of forming a MOSFET, said method comprises (see figures 1-2, 3a-3b, 4-8, 9a-9b, 10a-10b, and 11-12 and col. 1, line 5 to col. 9, line 30):

providing a wafer, wherein said wafer comprises a substrate 10;

forming a trench 20 in said substrate;

forming a gate 40 on a bottom of said trench, wherein said gate comprises a gate oxide layer;

Page 5

Application/Control Number: 09/888,494

Art Unit: 2823

forming a spacer 46 on both sides of said gate and filling of said trench; implanting an ion into said substrate which is on both sides of said spacer; proceeding a first thermal process to form a source/drain region 50 and a source/drain extended region 48 in said substrate;

forming a metal layer on said gate, said spacer, and said source/drain region (see figure 12 and 8, lines 59-67);

proceeding a second thermal process to form a silicide layer on said gate and said source/drain region.

Gardner teaches that the activation of source/drain implanted ions is done by heating, but fails to teach the activation of source/drain implanted ions is done by rapid heating as recited in present claim 9.

However, it is well-known to one skilled in the art that rapid heating has been used in activating ion implanted region because rapid heating reduces the unwanted heat exposure to the device.

Gardner fails to teach that the silicide layer is formed by two rapid thermal treatments and the unreacted metal is removed as recited in present claim 9. Hsu teaches a silicide layer is formed by two rapid thermal treatments and the unreacted metal is removed. See col. 3, lines 24-37.

It would have been obvious to *one of <u>ordinary skill</u> in the art of making* semiconductor devices to incorporate Hsu's above teaching into Gardner's method because in doing so a silicide layer having low resistance can be obtained. See col. 3, lines 24-37.

With respect to claims 11 and 12, Gardner teaches that the ion is of n or p. See co. 8, lines 20-30.

With respect to claims 13 and 14, Gardner teaches that the metal layer is made of titanium or cobalt. See col. 8, lines 60-65.

Gardner fails to teach that platinum is used in forming the silicide as recited in present claim 15.

Application/Control Number: 09/888,494

Art Unit: 2823

However, it is well-known to one skilled in the art that platinum is used as metal in forming silicide.

Gardner fails to teach that the depth of the trench is about 50 to 80 percent of a thickness of the gate as recited in present claim 10.

However, it would have been obvious to *one of ordinary skill in the art of making semiconductor devices* to determine the workable or optimal range for the depth of the trench relative to the thickness of the gate through routine experimentation and optimization to obtain optimal or desired device performance because the depth of the trench is a result-effective variable and there is no evidence indicating that the depth of the trench is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Gardner fails to teach the range of the temperature for the activation of source/drain as recited in present claim 17.

However, it would have been obvious to *one of ordinary skill in the art of making semiconductor devices* to determine the workable or optimal range of the temperature for the activation of source/drain through routine experimentation and optimization to obtain optimal or desired device performance because the temperature for the activation of source/drain is a result-effective variable and there is no evidence indicating that the temperature for the activation of source/drain is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Page 7

Application/Control Number: 09/888,494

Art Unit: 2823

Gardner fails to teach range of the width of the trench as recited in present claim 18.

However, it would have been obvious to *one of ordinary skill in the art of making semiconductor devices* to determine the workable or optimal range for width of the trench through routine experimentation and optimization to obtain optimal or desired device performance because the width of the trench is a result-effective variable and there is no evidence indicating that the width of the trench is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Gardner teaches that the spacer is made of oxide, but fails to teach that the spacer is made of nitride as recited in present claim 16.

Brigham teaches that nitride is used as spacer. See col. 5, lines 16-27.

It would have been obvious to *one of <u>ordinary skill</u> in the art of making* semiconductor devices to use nitride spacer in Gardner's method because nitride has better hermeticity. See col. 5, lines 16-27.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long Pham whose telephone number is 703-308-1092. The examiner can normally be reached on M-F, 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 703-308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-4082 for regular communications and 703-746-4082 for After Final communications.

Application/Control Number: 09/888,494 Page 8
Art Unit: 2823

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-

308-0956.

Long Pham

Primary Examiner

Art Unit 2823

L. P.

July 5, 2002